The paper is concerned with the problem of complexity of reversible circuits consisting of NOT, CNOT and 2-CNOT gates. For a reversible circuit implementing a map : ℤ 2 → ℤ 2 we define the Shannon complexity function ( , ) as a function of and the number of additional inputs in the circuit. We prove the lower estimate ( , ) ⩾ 2 ( −2) 3 log 2 ( + ) − 3 for the complexity of a reversible circuit and derive the upper estimate ( , 0) ⩽ 48 2 (1 + (1)) / log 2 if there are no additional inputs. The asymptotic upper estimate for the complexity is shown to be ( , 0 ) ≲ 2 with 0 ∼ 2 − ( ) additional inputs.
Introduction
In discrete mathematics one often encounters the problem of estimating the complexity of some or other transformation. The theory of circuit complexity originates in the paper of Shannon [1] who proposed to consider, as a degree of complexity of a Boolean function, the complexity of the minimal contact circuit that implements it. At present, the asymptotic estimate for the complexity ( ) ∼ 2 / of a Boolean function in the basis of classical gates (invertor, OR gate, AND gate) is available [2] .
Karpova [3] examined the problem of computations with bounded memory. She proved that in the basis of all -place Boolean functions the asymptotic lower estimate for the complexity of a circuit consisting of gates corresponding to these functions depends only on the parameter and does not depend on the number of memory registers used. Besides, it was shown that any Boolean function may be implemented by a circuit employing at most two memory registers.
In the present paper we shall be concerned with circuits consisting of the reversible NOT, CNOT and 2-CNOT gates. For the definition of such gates and circuits we refer the reader, for example, to [4] [5] [6] . It is known that a reversible circuit with ⩾ 4 inputs, which consists of NOT, CNOT and 2-CNOT gates (in what follows, a reversible circuit), defines an even permutation on the set ℤ 2 [7, 8] . Hence, as a measure of complexity of an even permutation one may consider the complexity of the minimal reversible circuit that defines it.
Throughout, ( , ) is the set of all maps ℤ 2 → ℤ 2 that may be implemented by a reversible circuit with ( + ) inputs (with additional memory). The Shannon function for the complexity of a reversible circuit ( , ) is defined as a function of and the number of additional inputs of the circuit. As distinct from usual circuits, a complexity of a reversible circuit is shown to substantially depend on the number of additional inputs (an analogue of memory registers in [3] ). By means of Riordan-Shannon's cardinality method we prove a lower bound for the complexity of an reversible circuit: ( , ) ⩾ 2 ( −2) 3 log 2 ( + )
Basic concepts
The definition of a reversible gate may be found, for example, in Feynman [4] , the reversible NOT and -CNOT gates were defined, for example, in [5] . We shall use the formal definitions of such gates from [6] .
We recall that denotes the NOT gate (the invertor) with inputs, defining the transformation ℤ 2 → ℤ 2 of the form (⟨ 1 , . . . , ⟩) = ⟨ 1 , . . . , ⊕ 1, . . . , ⟩ .
(1) By 1 ,..., ; = ; , ∉ , we shall denote the -CNOT gate with inputs (a controllable inverter, a generalized Tofolli gate with controlling inputs), defining the transformation ℤ 2 → ℤ 2 of the form
The superscript in the notation of NOT and -CNOT gates will be omitted if the value of is clear from the context. Throughout, we shall be concerned only with the NOT, CNOT (1-CNOT) and 2-CNOT gates. Let 2 denote the set of all NOT, CNOT and 2-CNOT gates with inputs.
A classical circuit of gates is defined as a directed acyclic graph with labeled edges and vertices. In the case of reversible circuits, this model may be simplified, because in a reversible circuit inputs and outputs of gates are not allowed to branch and no arbitrary connection of outputs of one gate to inputs of another one is possible. Hence, in the directed graph describing a reversible circuit S, all the vertices corresponding to gates have only enumerated inputs and outputs. All these vertices are numbered from 1 to , the th output of the th vertex, < , being connected only with the th output of the ( + 1)th vertex. The inputs of the 1st vertex are inputs a reversible circuit, the outputs of the th vertex are its outputs. Such a connection of gates from the set 2 with each other will be called a composition of gates. The quantity = (S) is equal to the complexity of a reversible circuit S.
With the th outputs and inputs of the graph vertex set one may associate the symbol from the set = { 1 , . . . , }; it may be looked upon as the name of a memory register (number of a memory register which stores some result of work of a circuit). Formulas (1) and (2) show that in this case some element of a circuit inverts the value in at most one memory register. This is the principal difference between the circuits of reversible and nonreversible gates.
Complexity of a reversible circuit
In this section we shall formulate the main result of the paper on the complexity of a reversible circuit with inputs. The estimates will be proved in the subsequent sections.
A reversible circuit with ⩾ 4 inputs defines an even permutation on the set ℤ 2 [7, 8] . It may also implement some Boolean map ℤ 2 → ℤ 2 , where , ⩽ , with or without the use of additional inputs. To clarify this we need some definitions. → ℤ 2 is defined as
where is permutation on the set ℤ + .
We now give the formal definition of a reversible circuit implementing an arbitrary map : ℤ 2 → ℤ 2 with the use of additional inputs. is said to implement a map with the use of ⩾ 0 additional inputs (additional memory) if there exists a permutation ∈ (ℤ + ) such that
Note that here the expressions "implements" a map and "defines" a map are different: if a reversible circuit S defines a map , then (x) = (x). If a circuit S implements a map and has exactly inputs, then we say that it implements this map without the use of additional memory.
In what follows, 2 ( , ) denotes the set of all Boolean maps ℤ 2 → ℤ 2 , ( , ) ⊆ 2 ( , ) is the set of all maps ℤ 2 → ℤ 2 that may be implemented by a reversible circuit with ( + ) inputs. The set of permutations from (ℤ 2 ), as given by all elements of the set 2 , generates the alternating (ℤ 2 ) and the symmetric (ℤ 2 ) groups of permutations with > 3 and ⩽ 3, respectively [7, 8] . It follows that ( , 0) agrees with the set of maps defined by all permutations from (ℤ 2 ) and (ℤ 2 ) for > 3 and ⩽ 3, respectively. On the other hand, one may easily show that for ⩾ we have ( , ) = 2 ( , ): if there are additional inputs one may always construct a bijection : ℤ for the complexity of a reversible circuit is defined as follows:
The main results of the present paper is as follows.
Theorem 1 (lower estimate for the complexity of a reversible circuit). The following inequality holds:
Theorem 2 (on the complexity of a reversible circuit without additional inputs). The following inequality holds for sufficiently large :
where ( ) < / log 2 is any function increasing to infinity and
Theorem 3. We have
Theorem 3 is a consequence of Theorems 1 and 2.
Theorem 4.
We have
where ( ) ⩽ /(log 2 + log 2 ( )) and ( ) are arbitrary functions that increase to infinity arbitrarily slowly.
Theorem 5.
Theorem 5 is a consequence of Theorems 1 and 4. From Theorems 3 and 5 we have the following important corollary.
Assertion 1. With the use of additional memory in reversible circuits consisting of gates of the set 2 , one almost always is capable to reduce the complexity of a reversible circuit.
It is worth pointing out that this fact of reducing the complexity at the expense of additional inputs in the general case was not established for circuits consisting of classical nonreversible gates.
Lower bound for the complexity of reversible circuits
In [6, 7] it was shown that for any permutation ℎ ∈ (ℤ 2 ) for > 3 one can construct a reversible circuit that defines it and consists of gates of the set 2 . In other words, the set of permutations defined by all the gates from 2 , > 3, generates the alternating group (ℤ 2 ). According to [10] , the length ( , ) of the group of permutations with respect to the system of generators satisfies the equality
In our case = (
we have the following simple lower bound for ( , 0):
In order to obtain a general lower bound for ( , ) one needs to take into account those Boolean maps which may be implemented by the same reversible circuit with ( + ) inputs by the choice of outputs in the last gate. There are at most + such maps (the number of arrangements of ( + ) in without repetitions).
Let us now proceed with the proof of Theorem 1.
Proof of Theorem 1. Using Riordan-Shannon's cardinality method we prove the inequality
Let C * ( , ) = and C( , ) be, respectively, the number of all reversible circuits consisting of the gates for the set 2 , whose complexity is or is at most , respectively. We have
,
As was already pointed out, to each ( + )-input circuit there correspond at most + different Boolean maps ℤ 2 → ℤ 2 . Hence, the following inequality holds: 
It is easy to check that (2 )! ⩾ (2 / ) 2 for > 0. Hence, ( , ) ⋅ (3 log 2 ( + ) − 1) + log 2 1 + 1 + − 1 + log 2 ( + ) ⩾ 2 ( − log 2 ) .
This implies the inequality from the hypotheses of the theorem ( , ) ⩾ 2 ( − 2) 3 log 2 ( + ) − 3 .
Upper estimate for the complexity of reversible circuits without additional inputs
A synthesis algorithm of a reversible circuit consisting of gates for the set 2 and defining a permutation ℎ ∈ (ℤ 2 ) was proposed in [9] on the basis of the permutation groups theory. This synthesis algorithm depends on the representation of a permutation ℎ as a product of pairs of independent transpositions. It was shown that a circuit S synthesized by this algorithm has complexity (S) ≲ 7 2 . It implies the following simple upper estimate for ( , 0):
The upper estimate (5) may be substantially refined by means of this synthesis method.
Proof of Theorem 2. The proof depends on the description of a synthesis algorithm which is capable to obtain, for any even permutation ℎ ∈ (ℤ 2 ), a reversible circuit S that defines it and has complexity (S) ⩽ 48 2 log 2 − log 2 log 2 − log 2 ( ) (1 + ( )) , where ( ) < / log 2 is a function that increase to infinity arbitrarily slowly and
Each permutation ℎ ∈ (ℤ 2 ) may be expressed as a product of independent cycles having total length at most 2 . The product of two independent cycles may be expressed as follows:
A cycle of length ⩾ 5 may be expressed as follows: 3 , 5 , 6 , . . . , ) . We represent a permutation ℎ as a product of independent transpositions which are subdivided in groups of transpositions in each, and some residual permutation ℎ ὔ :
Let us estimate the number of independent cycles and their total length in the representation of the permutation ℎ ὔ . By formulas (6) and (7), from the permutation ℎ ὔ one cannot get independent transpositions if the number of independent cycles in its represetnation is smaller than and their length is smaller than 5.
So, the sum of cycle lengths in the representation of ℎ ὔ is at most 4( − 1).
Let be the set of unfixed points of a permutation ∈ (ℤ 2 ):
. From formulas (6)- (8) Let ℎ denote the Boolean map ℤ 2 → ℤ 2 corresponding to the permutation ℎ. One may estimate ( ℎ , 0)
from above as follows:
where ( ) is an arbitrary permutation which is a product of independent transpositions. Let us describe the synthesis algorithm allowing one to obtain a reversible circuit S implementing the map ℎ .
Consider an arbitrary permutation . . .
We shall place the following constraint on : should be a power of two, 2 ⌊log 2 ⌋ = . If ⩽ log 2 , then in the matrix there exists at most 2 and at least log 2 pairwise distinct columns. It may be assumed without loss of generality that such columns are the first ⩽ 2 ones of the matrix. Then, for any > for the th column there exists an equal th column, ⩽ . Hence, applying the action by conjugation with the permutation ( ) defined by the gate ; , we may nullify the th column in the matrix (it requires 2 CNOT gates). Nullifying in this way all the columns with indexes exceeding (using 1 ⩽ 2( − ) CNOT gates), we get the new permutation ( ) 1 and the corresponding matrix 1 :
. . . The next step is to reduce the matrix 2 to the canonical form, where each row (when written in the reverse order) is the binary encoding of the "row number minus 1" number.
All rows of the matrix 2 are distinct. Now the first row is in the canonical form; we shall in succession convert the remaining rows to the canonical form, starting from the second one. Assume that the current row has number and all rows with numbers ranging from 1 to ( − 1) are in the canonical form. Two cases are possible:
1. There exists a nonzero gate in the th row with index > log 2 : , = 1. In this case, for all elements [7] . Hence, this action by conjugation requires at most 16 log 2 2-CNOT gates.
Summing the numbers of the gates employed, we see that in order to reduce the th row to the canonical form in this case, it suffices to have ( ) 3 ⩽ 2 + 16 log 2 gates from the set 2 .
2. In the th row with index > log 2 there is no nonzero element: , = 0 for all > log 2 . In this case, we apply to ( ) 2 the action by conjugation with the permutation given by the gate ;log 2 +1 , where is the set of indexes of nonzero gates of a current row. Since all the rows of the matrix are distinct and since all the previous rows are in the canonical form, we may assert that the value of ,log 2 +1 will change after this action by conjugation only if ⩾ . Since | | ⩽ log 2 , we may replace this gate ; by a composition of at most 8 log 2 2-CNOT gates [7] . Hence, for this action by conjugation we shall need at most 16 log 2 2-CNOT gates. Now we may go to the previous case. Summing the numbers of the gates used, we see that ( ) 3 ⩽ 2 + 32 log 2 gates from the set 2 are sufficient to reduce the th row to the canonical form in this case.
Once the matrix 2 is in the canonical form, we get a new permutation As a result, we have another constraint on the value : log 2 should be strictly smaller than , for otherwise it will not be always possible to reduce the matrix 2 to the canonical form.
At the last step, for each > log 2 we apply to given by one gate , −1,. ..,log 2 +1;1 . This gate has ( − log 2 ) controlling inputs; hence it may be replaced by a composition of at most 5 ⩽ 8( − log 2 ) 2-CNOT gates [7] .
The permutation 4 the action by conjugation with the same permutations, but in the reverse order, we obtain ( ) . In the terms of synthesis of a reversible logics, this means that we should attach to the input and output of the gate , −1,...,log 2 +1;1 all the gates that were used in our transformations of the original matrix , but in the reverse order. As a result, we obtain the reversible circuit S defining the permutation
So, we may assert that ( ( ) , 0) ⩽ (S ) and
⩽ 2( − ) + 2 + (2 + 32 log 2 ) + 2( − log 2 ) + 8( − log 2 ) , ( ( ) , 0) ⩽ 12 + 2 +1 + 32 log 2 − 10 log 2 .
It also follows that ( (2) , 0) ⩽ 12 + 364.
Substituting the above upper estimates into the formula (9), we arrive at the following upper estimate for ( ℎ , 0):
(12 + 2 +1 + 32 log 2 − 10 log 2 ) + (12 + 364) .
In the above algorithm it was assumed that is a power of two and log 2 is strictly smaller than . Let = log 2 − log 2 log 2 − log 2 ( ) and = 2 ⌊log 2 ⌋ , where ( ) < / log 2 is a function which increases to infinity arbitrarily slowly. Hence, /2 ⩽ ⩽ and
(12 + 2 2 + 32 log 2 ) + (12 + 364) ,
Thus, the resulting upper estimate for ( ℎ , 0) is as follows:
The synthesis algorithm of a reversible circuit S was described for an arbitrary permutation ℎ, and so ( , 0) ⩽ ( ℎ , 0).
We also note that if one represent a permutation ℎ ∈ (ℤ 2 ) as a product of pairs of independent transpositions, then by the formula (12) the reversible circuit S which defines it and is synthesized by the algorithm has complexity (S) ≲ 6 2 . This complexity is asymptotically smaller than that of the reversible circuit synthesized by the algorithm from [9] (see formula (5)).
Upper estimate for the complexity of reversible circuits with additional inputs
The -CNOT gate with < ( − 1) may be replaced by a composition of at most 8 2-CNOT gates [7] without engagement of additional inputs. However, ( − 2) additional inputs are used, then a -CNOT gate for any value < may be replaced by a composition of (2 − 3) 2-CNOT gates. After such a replacement, all the additional outputs will have the value 0, and hence they may be used later. If, however, a -CNOT gate is replaced by a composition of ( − 1) 2-CNOT gates with the use of ( − 2) additional inputs, then after this change additional outputs may have nonzero values, and hence, they cannot be used in the sequel.
So, if the synthesis algorithm from the previous section uses precisely ( − 3) additional inputs, then in the formula (11) the term 12 = 4 + 8 may be replaced by 6 = 4 + 2 . In this case from the formula (12) it follows that ( , − 3) ⩽ 24 2 (1 + (1)) / log 2 . If, however, in the above synthesis algorithm one uses 0 ⩾ ( − 3)2 +2 /(log 2 − log 2 log 2 − log 2 ( )) additional inputs, where ( ) < / log 2 is a function that increase to infinity arbitrarily slowly, then in the formula (11) the term 12 = 4 + 8 may be replaced by 5 = 4 + . In this case it follows from the formula (12) that ( , 0 ) ⩽ 5 2 +2 / log 2 . Nevertheless, we shall show below that it is possible to find a much better upper estimate for ( , ) with the use of much smaller additional inputs.
O. B. Lupanov proposed an asymptotically best method for synthesis of a circuit of gates in the basis { ¬, ∧, ∨ } implementing a given Boolean function [2] . It was shown that for an -place Boolean function, the complexity of a circuit is equivalent to 2 / . Using this result, we apply a similar approach for the synthesis of a reversible circuit consisting of gates from the set We shall also need the following lemma on the complexity of a reversible circuit, implementing all the conjunctions of variables of the form Proof. We first implement all the inversions̄ , 1 ⩽ ⩽ . This may be done using 1 = 2 NOT and CNOT gates and 1 = additional inputs.
The sought-for reversible circuit S is constructed as follows: the reversible circuits S ⌈ / 2⌉ and S ⌊ / 2⌋ are used to implement all the conjunctions of the first ⌈ / 2⌉ and the last ⌊ / 2⌋ variables. Next, we implement the conjunctions of outputs of these two circuits (each to each). This requires 2 = 2 2-CNOT gates and 
All the 2 conjunctions of the form Note that all Boolean functions of the set may be implemented using the same approach as in Lemma 1. In this case, each 2-CNOT gate is simply replaced by the composition of two CNOT gates. In total, we shall need ≲ 2 +1 CNOT gates and ∼ 2 additional inputs. The above synthesis algorithm constructs a reversible circuit S that implements the Boolean map of (13) using the following five subcircuits.
1. The subcircuit S 1 that implements all the conjunctions of the first variables by Lemma 1 with the complexity 1 ∼ 2 and uses 1 ∼ 2 additional inputs. 2. The subcircuit S 2 that implements all the conjunctions of the last ( − ) variables by Lemma 1 with the complexity 2 ∼ 2 − and uses 2 ∼ 2 − additional inputs.
3. The subcircuit S 3 that implements all the Boolean functions ∈ for all ∈ ℤ by formula (14) with the complexity 3 ∼ 2 +1 and uses 3 ∼ 2 additional inputs (see the above remark on the implementation of all Boolean functions of the set ).
4. The subcircuit S 4 that implements all 2 − coordinate functions , (x), ∈ ℤ 2 − , ∈ ℤ , by formula (15) with the complexity 4 ⩽ 2 − and uses 4 = 2 − additional inputs.
5. The subcircuit S 5 that implements the Boolean map by formula (13) with the complexity 5 ⩽ 2 − and uses 5 = additional inputs.
We shall search for parameters and satisfying the following conditions:
= − 2 , = ⌈ / ( )⌉ , where ( ) is some increasing function, 1 ⩽ < , 1 ⩽ < / 2 , 2 ⩾ ( ) , where ( ) is some increasing function.
